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1Abstract - Recently, it has been reported that valley V2 control 
can be applied to the boost converter. However, the actual 
transient performance and design methodology are not clear due 
to insufficient knowledge about its small signal model. In this 
paper, a small signal model of valley V2 controlled boost 
converter is proposed, by combining average method and 
sampled-data method, possessing simplicity and it is accurate 
to half the switching frequency. Then, design guidance 
focused on dynamical performance and stability are provided. 
Moreover, compensator for the valley V2 controlled boost 
converter is discussed. The proposed small signal model and 
design guidelines are verified with experimental results. Results 
firstly indicate that for the valley V2 controlled boost converter, 
the inductor current information is contained in the control loop 
because of the discontinuous output voltage ripple, which is 
totally different with that in V2 controlled buck converter. And 
the equivalent series resistance as well as the duty ratio will 
affect the transient performance to some extent. Moreover, just 
by using the simple proportional integral compensator, the 
valley V2 controlled boost converter can be compensated, and it 
possesses fast transient performance. As for the stability issues, 
the ramp compensation is useful to eliminate the instability, 
improving the stability margin. 
 
Index Terms: small signal model, valley V2 control, boost 
converter, design guidance, stability, compensator 
 
NOMENCLATURE 
ESR Equivalent series resistance. 
L Inductor. 
C Output capacitor. 
iL Inductor current. 
vo Output voltage. 
io Load current. 
vr Compensation ramp. 
vc Control signal. 
Vref Reference voltage. 
R Load resistance. 
vC Capacitor voltage. 
m1 Increase slope of inductor current. 
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m2 Decrease slope of inductor current. 
mv Decrease slope of output voltage during switch on. 
mv2 Decrease slope of output voltage during switch off. 
d Duty ratio. 
Ts Switching period. 
ms Slope of the compensation ramp. 
Fm Modulator gain. 
FL Inductor current gain. 
Fg Input feedforward gain. 
Fv Output feedback gain. 
Gvg Input voltage-to-output voltage transfer function. 
Gvd Duty ratio-to-output voltage transfer function. 
Gig Input voltage-to-inductor current transfer function. 
Gid Duty ratio-to-inductor current transfer function. 
Gvc Control-to-output voltage transfer function. 
Hc Sensing gain of inductor current. 
Hv Sensing gain of output voltage. 
Hvs Sample-and-hold gain of new output voltage v'o. 
Hcs Sample-and-hold gain of inductor current. 
T(s) Loop gain. 
fRHPZ Frequency of right-half plane (RHP) zero. 
I  INTRODUCTION 
The boost converter, known as the step-up converter, is the 
basic dc-dc converter with an output voltage higher than its 
input voltage [1]. A reliable boost converter has been widely 
used in industrial applications, such as uninterruptible power 
supplies, power systems, dc motor drives, telecommunication 
equipment, renewable energy system, etc. With the growing 
requirement for these power supplies, many efforts have been 
done to generate a higher regulated voltage [2], [3] and 
achieve good performance [4], [5]. 
Design and analysis of a boost converter are challenging 
because boost converter exhibits non-minimum phase 
behavior due to the existence of a right-half plane (RHP) zero 
when it operates in continuous conduction mode (CCM), 
which would limit the stability and transient response [6]. 
Recently, there have been many researches on nonlinear 
control techniques [7]-[10] and designing controllers [11]-[15] 
to remedy the effect of non-minimum phase behavior. 
Nonlinear control techniques possess fast response time. 
However, among these control techniques, sliding-mode 
control may suffer chattering characteristics, causing large 
output voltage ripple [7]; fuzzy control needs experience to 
design suitable parameters which is lacking of theoretical 
guidance [8]; robust control and predictive control perform 
well but have complicated calculations [9]. Moreover, there 
are state-plane based fast transient controls, such as natural 
switching surfaces, centric control, and so on. Ref. [12] 
proposed a boundary control scheme for boost converters 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on May 01,2020 at 06:31:39 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.2990305, IEEE
Transactions on Power Electronics
 
with enhanced performance using the natural switching 
surface. Ref. [13] proposed a novel pulse-width modulation 
(PWM) based geometric control scheme to obtain a reliable 
and consistent transient response, with an enhanced dynamic 
regulation. And the transient performance can be evaluated 
by the benchmarking tool mentioned in [14]. As for 
controllers, auto tuning methods for controllers are 
introduced to obtain a better performance and bring more 
design flexibility, but they seem to be more complicated than 
the traditional proportional integral (PI) or proportional 
integral differential (PID) compensator design procedure [15]. 
Ref. [16] describes a technique to modify the nonminimum 
phase boost converter to a minimum phase for a constant 
power load, further implementing the input-output 
linearization technique to stabilize the system. Aiming at 
stabilization of converter loaded with a constant power load, 
the concept of feedback linearization also provides a good 
idea for controlling boost converter. It would be helpful if the 
simple linear control applied to the boost converter could 
achieve good performance. 
As generally acknowledged, the voltage mode controlled 
CCM boost converter is difficult to compensate because of 
the RHP zero, and the closed-loop bandwidth is restricted, 
which degrades the transient response [17]. For current-mode 
control, it makes loop compensation a little simpler [18] and 
improves the transient performance slightly, but fails to 
satisfy high demanding applications. V2 control, features 
simple implementation and ultrafast transient response, and it 
is popular for buck converters [19]-[21]. Compared with the 
current mode control, V2 control has the following three 
features [21]: 1) no current sensing network is required; 2) 
fast load transient characteristics with direct output voltage 
feedback; and 3) the outer-loop compensator is much simpler, 
usually a simple integrator is adequate. So V2 control is a 
popular control scheme in point-of-load converters and 
voltage regulators for microprocessor [19]. However, the 
traditional V2 control (peak V2 control) cannot be applied to 
boost converters due to the discontinuous ripple of output 
voltage. Ref. [22] has pointed out that valley V2 control is the 
duality of conventional V2 control, where the valley value of 
the output voltage is controlled to turn on the power switch. 
Then, it is indicated that the valley V2 controlled boost 
converter can be realized by analyzing the output voltage 
ripple carefully [23]. However, up to now, the analysis of 
transient response and design guidance for valley V2 
controlled boost converter are not clear due to insufficient 
knowledge about the small signal model. 
  As for the modeling of V2 control, there are several 
published papers. Originating from the modified average 
model of peak current mode control [24], small signal of V2 
controlled buck converter is discussed [25], [26], which is 
only accurate in the low frequency range. It is due to the 
reason that the modified average model of the peak current 
mode control only considers the current-sampling function 
while it does not consider the effect of the capacitor voltage, 
which is vital for V2 control. Moreover, models derived from 
discrete time method and Floquet theory are accurate which 
are based on the numerical analysis, but lack of physical 
meaning [27]. Ref. [28] uses sampled-data method to get the 
stability criterion of V2 control while provide a little design 
guideline of the controller. Krylov–Bogoliubov–Mitropolsky 
technique is accurate but its complexity is a hamper for 
practical use [29]. Considering the effect of the capacitor 
voltage, the small signal model is investigated based on the 
describing function method, and the optimal design strategy 
is given [30]. Then, internal and external ramp compensation 
are explored to provide stabilization and design flexibility 
[31], [32]. Nevertheless, these models are all for V2 controlled 
buck converter, which cannot be applied to model valley V2 
controlled boost converter directly, because the output 
voltage ripples of boost converter and buck converter are 
totally different. Modelling and designing of valley V2 
controlled boost converter have not been investigated clearly 
so far. And the discontinuous voltage ripple of the boost 
converter adds additional difficulties on the modeling. 
The contribution of the paper is given as follows. 
(1) By analyzing the discontinuous output voltage ripple, 
small signal model of valley V2 controlled boost 
converter is firstly proposed by combining average 
method and sampled-data method, which is simple 
and accurate to half the switching frequency.  
(2) Based on the proposed model, it also firstly reveals 
that the inductor current information is contained in 
the control loop because of the discontinuous output 
voltage ripple. And the weight of the inductor current 
information related to ESR and duty ratio has effect 
on the transient performance, which is different from 
the V2 controlled converter with continuous output 
voltage ripple, like V2 controlled buck converter.  
(3) Moreover, stability as well as compensator are 
analyzed, providing design guidelines for practical 
applications. 
The remaining of this paper is organized as follows. The 
output voltage ripple and operation principle of valley V2 
controlled boost converter are expressed in section II. Small 
signal model of valley V2 controlled boost converter is 
presented in section III. Design considerations, including 
transient performance, stability and closed-up loop 
compensator, are stated in section IV. Simulation and 
experimental results are shown in section V. Section VI 
concludes the paper. 
II  VALLEY V2 CONTROLLED BOOST CONVERTER 
It is investigated in [23] that the valley V2 control can be 
applied to the boost converter. The control diagram and 
operation waveforms of the valley V2 controlled boost 
converter are shown in Fig. 1, where an external 
compensation ramp vr with the slope of Ms is introduced, 
providing stabilization and design flexibility. There are two 
discontinuities in the output voltage of the boost converter 
within each switching cycle due to the existing of ESR, 
resulting in discontinuous output voltage ripple. The valley V2 
controller consists of an error amplifier, a comparator, a latch 
and a clock clk, which has two loops, to make it specifically, 
the inner voltage loop and the outer voltage loop. The output 
voltage is sensed as the feedback variable vs, and the control 
signal vc is obtained by compensating the error signal 
between the reference voltage Vref and output voltage vo. It 
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should be noted that the valley voltage occurs actually at the 
switch ON instant. The discontinuity of the output voltage is 
caused by the Rc, and it is hard to control the exact point. So, 
the continuous part of the output voltage ripple is used to 
implement the control. It does not necessary to control the 
minimum value of vo due to the effect of the Rc. 
At the beginning of each switching cycle, clk resets the 
latch and the switch S is turned off by the driving signal vp, 
making iL as well as vo decrease linearly from the initial value. 
Under the assumption that the load resistance R is much 
larger than the ESR of the output capacitor, almost all of the 
inductor current ripple will flow through the output capacitor 
during the off time of switch S. Furthermore, as the switching 
frequency is usually much higher than the natural frequency 
of the output low-pass filter, the ripple voltage across the 
output capacitor is very small and can be ignored. Under 
these conditions, the output ripple voltage is simply the linear 
ripple voltage across the ESR, which is equal to the inductor 
ripple current times Rc [29]. When vo decreases to vc+vr, S is 
turned on, resulting in an increase of iL while vo decreases 
until the end of the present switching cycle. The increase and 
decrease slopes of inductor are m1 and m2, while decrease 
slopes of the output voltage during on state and off state of 
switch S are mv1 and mv2 respectively, which can be denoted 
as: 
g o g
1 2
v v v
m m
L L

 ，               (1) 
o go
v1 v2 c
v vv
m m R
RC L
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(b) 
Fig. 1.  Valley V2 controlled boost converter and its operation waveforms. 
(a) Valley V2 controlled boost converter. (b) Operation waveforms. 
 
 
III  SMALL SIGNAL MODELING OF VALLEY V2 CONTROLLED 
BOOST CONVERTER 
A  Average Small Signal Model of Control Loop 
As can be seen from Fig. 1(b), the average of the output 
voltage during one switching cycle can be expressed as: 
 
s
1 2
o v
s
T
A A
v t v
T

              (3) 
where Ts is the switching period, A1 and A2 denote areas 
shown in Fig. 1(b) and vv is the minimum value of the output 
voltage during one switching period, which can be derived as: 
v c s s v c v1 sv v M d T i R m dT             (4) 
 1 v1 v c v2
1
2 2
2 s s s
A m dT i R m d T d T         (5) 
2 2
2 v1
1
2 s
A m d T               (6) 
  In (4) ~ (6), iv is the valley value of inductor current; ivRc 
describes the discontinuity of output voltage at the turn-on 
instant of switch S. 
Adding small disturbance into (3), and making linearly 
approximation, the small signal expression of the duty ratio 
can be gotten as 
m c c L L g g v o
ˆ ˆˆ ˆ ˆ( ) ( ) ( ) ( ) ( )d t F F v t F i t F v t F v t         (7) 
where Fm, FL, Fg, Fv denote the modulator gain, inductor 
current gain, input feedforward gain and output feedback gain 
respectively, which can be further expressed:  
c 1F  , L cF DR , 
  c s
g
1
2
D R T
F
L

  , 
 m o sv2 s
s s L c
1
1
2
F
v D TM T
M T I R
RC

 
   
 
, 
   c s s
v
1 2 3
1
2 2
D R T D DT
F
L RC
  
   
 
, 
where IL is the average of inductor current, D is the steady 
state duty ratio, Mv2 and Ms are the steady state of mv2 and ms. 
  It can be seen from (7) that in the valley V2 controlled 
boost converter, inductor current information is introduced, 
and FL = DRc can be regarded as its weight, which is different 
from the average small signal of V2 controlled buck 
converter. 
  Based on the analysis, the small signal block diagram of 
valley V2 controlled boost converter can be obtained, as 
shown in Fig. 2. It includes the small signal model of the 
control loop as well as power stage transfer functions, where 
Gvg is the input voltage-to-output voltage transfer function, 
Gvd is the duty ratio-to-output voltage transfer function, Gig is 
the input voltage-to-inductor current transfer function and Gid 
is the duty ratio-to-inductor current transfer function. Since it 
is an average model, the condition “switching frequency 
should be much higher than the LC resonant frequency” 
should be satisfied. 
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Fig. 2.  Small signal block diagram of valley V2 controlled boost converter. 
Based on the small signal diagram of valley V2 controlled 
boost converter, the control-to-output voltage transfer 
function Gvc can be expressed as: 
c m vd
vc
m vd v v L m id c1
F F G
G
F G F H F F G H

 
       (8) 
where Hc and Hv are the sensing gain of inductor current and 
output voltage respectively. 
B  Introduction of Sample-and-Hold Gains 
  Average small signal model represented in (8) may be 
accurate in the low frequency range while it fails to predict 
the performance in high frequency, because it is derived 
based on the concept of averaging. Sample-and-hold gain 
derived from the modified average model of peak current 
mode control in [24] is inapplicable, because it is based on 
the ripple of inductor current and does not consider the 
influence of the capacitor voltage feedback. So it is important 
to find out the sample-and-hold effect on the valley V2 
controlled boost converter. 
  The output voltage ripple of valley V2 controlled boost 
converter has two discontinuities at the turn-on and turn-off 
instant of switch S, resulting in complexity as well as 
confusion of choosing exact discrete points for analyzing. 
Then, virtual slope is introduced by connecting point A and 
point B in Fig. 3. The new output voltage v'o is continuous 
and can be used to get the sample-and-hold gain of the output 
voltage, which is reasonable because the control point A is 
contained. 
-mv2
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t
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Fig. 3. Operation waveforms of valley V2 controlled boost converter 
introducing virtual slope. 
Denoting iL, vC and v'o at the beginning of the nth 
switching cycle are in, vn and v'n. When the switch S is exactly 
turned on, the inductor current in+d, capacitor voltage vn+d and 
output voltage v'n+d can be expressed as: 
2 s
2 2o 2
s s
o c
2
( )
n d n
n
n d n
n d n d n d
i i m d T
i i m
v v d T d T
C C
v v i i R


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 
    
   
         (9) 
At the end of the nth switching cycle, inductor current in+1, 
capacitor voltage vn+1 and output voltage v'n+1 can be 
deduced: 
1 1 s
2 2o o2
1 s s s
1 1 1 o c
2
( )
n n d
n
n n
n n n
i i m dT
i i im
v v d T d T dT
C C C
v v i i R
 

  
 
     
   
  (10) 
  According to the operation waveforms, shown in Fig. 3, 
the control constraint can be expressed as: 
o c c, +1 r( )n d n d ni i R v v v             (11) 
It should be noted that the control signal vc,n+1+vr is 
regarded to be constant because it is a slower variable 
compared to vo and v'o. Then by introducing small 
disturbance into (9) ~ (11), the sampled-data 
voltage-feedback relationships can be described:  
1 1 2 1 c, +1ˆ ˆ ˆ(1 )n n nv k k v k v             (12) 
where 
2
c 2 1 o o 2 s
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2 c s 2 s
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1 s
2
c
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CR
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 . 
Furthermore, the z-transform of (12) can be obtained and 
the control-to-output voltage transfer function Gvc(z) is 
derived as: 
1
vc 1
1 2
( )
1 (1 )
k
G z
k k z

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         (13) 
The continuous time representation of (13) can be obtained 
by taking the substitution z = esTs and multiplying 
(1-e-sTs)/(sTs)[21]. 
s
s
1
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s1 2
1
( )
1 (1 )
sT
sT
k e
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sTk k e




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     (14) 
As for the continuous v'o, the representation of sample-hold 
effect Hv = Hvs can be derived by making Hc = 0 based on Fig. 
2 and (14). 
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s s
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m vd 1 2 s 1
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(15) 
It is indicated that the inductor current information is 
included in (7), which is introduced by the discontinuous 
output voltage ripple. So the sample-and-hold gain of 
inductor current should also be introduced, and FL can be 
regarded as its weight. According to (9) ~ (14), the 
continuous time control-to-inductor current transfer function 
Glc(s) can be described:  
 
 
s
s
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s
1 1
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e
G s
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where s 1
s 2
M m
M m




. 
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Then, the expression of sample-hold effect Hc = Hcs for 
inductor current can be deduced by making Hv = 1 based on 
Fig. 2 and (16). 
     
  
s s
s
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cs
m id
1 1 1 1
1 1
sT sT
sT
F G e sT e F G F
H
e F G
 

 

    

 
     
(17) 
Therefore, for the valley V2 controlled boost converter, 
sample-hold effects including the virtual continuous v'o and 
inductor current should be considered to obtain the proposed 
small signal model. The difference between the proposed 
model and the average model lies on the modeling of the 
inner loop. Therefore, they share the same design procedure 
for the outer voltage loop. 
IV  DESIGN CONSIDERATION FOR VALLEY V2 CONTROLLED 
BOOST CONVERTER 
A  Analysis of Transient Performance and Stability 
In order to make a comparison, the small signal model of 
the valley current-mode controlled boost converter is 
introduced which can be obtained by adopting the similar 
modeling process with peak current-mode control [24], 
expressed as: 
m1 L c g1 g v1 o
ˆ ˆ ˆ ˆ ˆ( ) ( ) ( ) ( ) ( )d t F i t v t F v t F v t             (20) 
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Moreover, the sample-hold effect of the valley 
current-mode controlled boost converter can be expressed as 
[24]: 
s
s
cs 1sT
sT
H
e


  
              
(21) 
As a result, the control-to-output transfer function Gvc of 
the valley current-mode controlled boost converter can be 
obtained based on (8) by fixing Fc = −1 and FL = −1. 
For both the valley current-mode controlled and valley V2 
controlled boost converters, there are two loops: an inner loop 
and an outer voltage loop. The inner loop along with the 
converter power stage is the plant for the outer voltage loop 
of the converter. Therefore, the control-to-output transfer 
function of the converter is needed to design the compensator 
in the outer voltage loop. The differences of the valley 
current-mode control and valley V2 control are caused by the 
inner loop. As a result, bode plots of the control-to-output 
transfer function under two control methods are analyzed and 
compared. Bode plots of Gvc for the boost converter under 
two control methods with different Rc as well as different 
duty ratios (related to input voltages) are depicted in Fig. 4 
and Fig. 5, respectively. In Fig 4, duty ratio D = 7/12. The 
switching frequency fs = 50 kHz, inductor L = 100 µH, the 
output capacitor C = 470 µF, the load R = 30 Ω, output 
voltage vo = 24 V. 
The control-to-output voltage transfer function reflects the 
feedback of the inner loop. And the introduction of the inner 
loop will reduce the duty ratio-to-output voltage transfer 
function gain of the power stage. The more the reduction is, 
the more obvious the effect is. Compared the low-frequency 
gains of these two controls in Fig. 4, the magnitude of Gvc for 
valley V2 controlled boost converter is lower than the valley 
current-mode controlled boost converter, which indicates that 
the former one has stronger control for the output voltage 
than the later one. It is observed from Fig. 4 that the 
instability will occur in the valley V2 controlled boost 
converter when the small ESR is used, while the stability of 
valley current-mode controlled boost converter is not affected 
by the ESR. The bandwidth of valley V2 controlled boost 
converter is about 30kHz while the bandwidth of valley 
current-mode controlled boost converter is about 150Hz. The 
system bandwidth of valley V2 controlled boost converter is 
always wider than that of valley current-mode controlled 
boost converter, indicating a better transient performance. In 
Fig. 4(a), a pole will be introduced with the increase of ESR, 
which is different with the impact of ESR on the V2 
controlled buck converter [30], because the information of the 
inductor current is included in the control loop of valley V2 
controlled boost converter, whose weight is DRc. Moreover, 
the phase margins of valley current-mode controlled boost 
converter with different Rc are the same with each other: 100°, 
which indicates that the ESR will not affect the stability. For 
the valley V2 controlled boost converter, when Rc = 0.05Ω, 
the phase margin is close to 0°, when Rc = 0.1Ω, the phase 
margin is about 9°, when Rc = 0.2Ω, the phase margin is 
about 15°. Phase margins of the valley V2 controlled boost 
converter with different Rc are slightly different but the 
bandwidths are almost the same with each other, which 
results in small differences in transient performance. 
The valley V2 control is a ripple-based control, which uses 
the output voltage ripple to implement the control. So a 
relatively large equivalent series resistance (ESR) of the 
output capacitor should be used to ensure stable operation. As 
for the voltage ripple, although larger ESR will indicate 
larger voltage ripple, the voltage ripple may be increased with 
smaller ESR because the converter is unstable. There are 
three typical capacitors: OSCON, SP and Ceramic capacitors. 
The OSCON capacitor has relatively large ESR. The Ceramic 
and SP capacitors have relatively small ESR. Theoretically, 
the larger capacitor results in better filter effect. It should be 
noted that the selection of filter capacitor is a compromise of 
stability, voltage ripple, losses, compact, filtering effect. 
Designer should keep that in mind and can choose proper 
parameters to meet their requirements in different 
applications by the proposed model. 
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(b) 
Fig. 4.  Bode plots of Gvc for the boost converter under two control methods 
with different Rc when D = 7/12 (vg = 10 V). (a) Valley V2 control. (b) Valley 
current-mode control. 
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(b) 
Fig. 5.  Bode plots of Gvc for the boost converter under two control methods 
with different duty ratios when Rc = 0.1 Ω. (a) Valley V2 control. (b) Valley 
current-mode control. 
In Fig. 5, it can be seen that with the large vg (small D), the 
boost converter with valley V2 control or valley current mode 
control may operate in an unstable state. The location of the 
low-frequency pole in valley V2 controlled boost converter is 
relevant to the duty ratio D, shown in Fig. 5(a). The 
bandwidths of the valley V2 controlled boost converter with 
different D are almost identical, while the differences in 
phase margins indicate different transient performance. 
Moreover, the peak of valley current-mode controlled boost 
converter on the gain plot is very high and the phase drops 
very fast at half of the switching frequency when D = 0.5 (vg 
= 12 V), which means that the converter is operating in 
critical stable state. And the instability will occur when D is 
smaller than 0.5 (vg > 12 V). The peak of the valley V2 
controlled boost converter on the gain plot is not so sharp 
compared with that of valley current-mode controlled boost 
converter. The phase character of valley V2 controlled boost 
converter indicates there is a RHP pole, so the instability may 
happen before D decreases to 0.5. In order to make it clearly, 
Fig. 6 is carried out when vg = 11.5 V (D = 7/12) which 
makes D close to 0.5. 
In Fig. 6, it can be seen that the instability may happen 
even with D > 0.5 (vg < 12V), but if the ESR is large enough, 
the valley V2 controlled boost converter can operate stably. 
Moreover, except for using relatively large ESR, ramp 
compensation is also a good candidate for improving the 
stability. The Bode plots of Gvc under ramp compensation 
with different slopes Ms, can be obtained, as shown in Fig. 7. 
It can be concluded from Fig. 7 that the valley V2 
controlled boost converter is unstable without ramp 
compensation when vg = 11.5 V (D = 7/12), Rc = 0.05 Ω. 
However, with the increase slope of ramp compensation, the 
converter is stabilized and the stability margin is extended, 
while the transient performance would be slowed down due 
to the increase of the phase margin or decrease of the 
bandwidth. 
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Fig. 6.  Bode plots of Gvc for the valley V2 controlled boost converter under 
different Rc when D = 25/48 (vg = 11.5 V). 
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Fig. 7.  Bode plots of Gvc for the valley V2 controlled boost converter under 
different compensation ramps when D = 25/48 (vg = 11.5 V), Rc = 0.05Ω. 
The model of valley V2 controlled boost converter is 
proposed by combining average method and the sampled-data 
method. The averaging method is used to reveal the 
low-frequency characteristic which is simple but fails to 
predict the subharmonic oscillation due to the neglection of 
the sampled output voltage and the control information. The 
sample-and-hold effect of the output voltage is introduced by 
transferring sampled-data model into the continuous domain. 
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The instability can be predicted by introducing the 
sample-and-hold gains according to the sampled-data method. 
So, it is essential and simple to directly estimate the stability 
by investigating the discrete system expressed in (9) ~ (11), 
which is equivalent to investigate it in the Laplace domain. 
To investigate the relationship of Rc, the duty ratio D and the 
slope of ramp compensation Ms further, the stability analysis 
is carried out. According to (9) - (11) as mentioned before, 
the Jacobian matrix can be obtained as: 
11 12
21 22
J J
J J
 
  
 
J                 (22) 
where 11 1n nJ i i   , 12 1n nJ i v   , 21 1n nJ v i   , 
22 1n nJ v v   . 
The eigenvalues of the Jacobian matrix located inside the 
unit cycle indicate that the valley V2 controlled boost 
converter operates in stable state. Otherwise, it operates in 
unstable state. λ1 and λ2 are eigenvalues of the Jacobian 
matrix, which should be |λ1| < 1 and |λ2| < 1. Then, the 
following critical condition should be satisfied to ensure a 
stable operation of the converter. 
o
1 s s 2 1 c
(4 2)
(1 ) 4 2( ) 0
(1 )
D v
m D T M C m m R C
D R

     

 (23) 
It can be seen from (23) that the time constant of the 
capacitor is very important for stability. It indicates that, to 
ensure stability, the ESR can be reduced if a relatively large 
capacitance is used. But the increase of the capacitance will 
increase the volume of the system. Rc and C have similar 
tendency on the effect of the stability. And Rc is taken as 
example for investigating the effects on stability. 
Stability regions between D and Rc under different ramp 
compensation can be carried out based on (23). By fixing Ms 
= 0 in Fig. 8(a), fixing Rc = 0.02Ω in Fig. 9(b), fixing D = 0.6 
(vg = 9.6V) in Fig. 8(c). 
According to Fig. 8(a), it can be seen that without the ramp 
compensation, the valley V2 controlled boost converter may 
be unstable before D decreasing to 0.5, like points B, C, E 
and F. But when a large Rc is used, the converter can operate 
stably with D > 0.5 (vg > 12 V), like points A and D. Taking 
points G ~ L as example, in Fig. 8(b) and Fig. 8(c), it 
indicates that the ramp compensation can extend the stability 
region and make the valley V2 controlled boost converter 
operate stably with D < 0.5 or small Rc. Fig. 4 ~ Fig. 6 agree 
well with Fig. 8(a) and Fig. 7 agree well with Fig. 8(b), 
providing information for controller design and stability 
analysis. Points A ~ L will be further verified in the 
experimental part. 
In (23), the load resistance R will also affect the stability, 
which reflects the influence of output voltage/output power 
on the stability. Fixing Rc = 0.1Ω, vg = 10 V, stability regions 
between the duty ratio and the load resistance is carried out, 
as shown in Fig. 8(d). Fig. 8(d) indicates that the converter is 
more likely to operate in stable state with relatively large load 
resistance. 
We can improve the stability of the valley V2 controlled 
boost converter by choosing proper parameters according to 
the stability analysis. And a tradeoff between the stability 
margin, voltage ripple, losses and system volume should be 
considered according to actual requirement and practical 
design. 
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Fig. 8.  Stability regions. (a) D-Rc; (b) D-Ms; (c) Rc-Ms; (d) R-D. 
B  Design of Compensator 
As for the control of boost converter, voltage-mode and the 
current-mode controls are popular. For voltage-mode control, 
there are two conjugate poles and one RHP zero in the 
duty-cycle to the output voltage transfer function. A simple 
PI compensator is not enough for good performance and a 
complicated Type III compensation network is needed. With 
current-mode control, the RHP zero stays unchanged but the 
conjugate poles are spilt into a low-frequency pole and a 
high-frequency pole, making loop compensation simpler. 
Compared to the current-mode control, V2 control has fast 
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load transient characteristics with direct output voltage 
feedback. And the outer-loop compensator is much simpler, 
usually a simple integrator is adequate [21]. A number of 
previous studies have mentioned that the existence of the 
RHP zero in the boost converter limits the system bandwidth, 
degrading the transient performance greatly. However, for 
valley V2 controlled boost converter, the inner voltage loop 
possesses a relatively high bandwidth. Therefore, a simple PI 
compensator is considered for the outer-loop compensation. 
The transfer function Gc(s) of PI compensator can be 
expressed as (Kp + Ki / s), with one zero and one optional pole, 
which can reduce the steady state error in output voltage. The 
outer voltage loop gain T(s) of valley V2 controlled boost 
converter can be represented as Gc(s)Gvc(s)Ho, where Ho is 
the sensing coefficient of output voltage. It can be known 
from above analysis that the low-frequency gain of Gvc(s) is 0 
dB, which should be improved. Moreover, the phases in the 
low-frequency and medium-frequency are far away from 
180°, but there is a phase lag in the half of the switching 
frequency caused by a pair of poles. Choosing the same 
parameters with that used in Fig. 4, and vg = 10V, Rc = 0.1Ω, 
vo = 24V, D = 7/12, the characteristics of loop gain T(s) with 
different PI parameters are investigated, as shown in Fig. 9. 
It can be observed from Fig. 9 that Kp influences the 
bandwidth while Ki influences the low-frequency gain of 
valley V2 controlled boost converter. The compensator only 
affects the characteristics of T(s) in low-frequency and 
medium-frequency range. Based on the analysis, Kp and Ki 
can be chosen according to the practical requirements. 
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Fig. 9.  Loop gain T(s) with different PI parameters. (a) Ki = 1000. (b) Kp = 
1. 
When Kp=1 and Ki=1000, the low-frequency gain is 
increased compared to the Gvc, which is benefit to the reduce 
of the steady state error. Moreover, with Kp=1 and Ki=1000, 
the transient performance of the converter is better than that 
with Kp=0.1 and Ki=1000; the stability of the converter is 
better than that with Kp=10, Ki=1000. Here, Kp = 1, Ki = 1000 
are chosen for the following analysis. Designers can also 
choose PI parameters according to their specific requirements 
on the steady state error, the stability margin and transient 
performance. For a boost converter, the RHP zero always 
exits, created by lack of continuous current flowing to the 
output. In order to investigate the influence of RHP zero on 
the performance of the valley V2 controlled boost converter, 
the frequency of RHP zero [4] is calculated: 
2 2
g
RHPZ 2
c o2 ( )
R v
f
L R R v


           (24) 
It can be seen in (24) that with a larger vg and R or with a 
smaller L and vo, the fRHPZ is larger. The effect of RHP zero 
on the loop gain T(s) is investigated by describing T(s) with 
different fRHPZ, as shown in Fig. 10. 
As it can be seen from Fig. 10 that the low-frequency and 
medium-frequency characteristics of T(s) are almost invariant 
with the change of fRHPZ. The RHP zero has only slightly 
effect on the bandwidth of the valley V2 controlled boost 
converter. However, the stability will be degraded with the 
decrease of fRHPZ. According to the above analysis, the 
increase of Rc or the introduction of the ramp compensation 
can improve the stability. Taking ramp compensation as an 
example, loop gain T(s) with different ramp compensation is 
shown in Fig. 11. It indicates that the ramp compensation can 
provide sufficient phase margin. However, adding too much 
compensation ramp will limit the outer loop bandwidth and 
degrade the transient performance. In order to investigate the 
relationship of compensation ramp, phase margin and 
bandwidth, the normalized ramp α is defined as Ms/fc, where 
fc is the cutoff frequency. According to the bode diagrams, 
the normalized curve can be obtained, as shown in Fig. 11(b). 
It can be concluded that the larger normalized ramp α 
indicates larger phase margin, but the smaller transient 
response. The normalized curve can provide more intuitive 
design guides. 
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Fig. 10.  Loop gain T(s) with different fRHPZ. 
In conclusion, the valley V2 controlled boost converter with 
PI compensator has wide bandwidth even though there is an 
RHP zero. The phase margin can be extended by increasing 
the Rc or ramp compensation while slightly degrade the 
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transient response. This part provides the design guidance for 
practical applications. Based on the above analysis, designers 
can choose proper circuit parameters to achieve different 
design objectives. 
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Fig. 11.  Loop gain T(s) with different Ms and the corresponding normalized 
curve. (a) Loop gain T(s) with different Ms. (b) the normalized curve. 
V  SIMULATION AND EXPERIMENTAL RESULTS 
The experimental hardware prototype is set up. The diode 
is implemented with MBR20100 and the switch S is 
implemented with MOSFET IRF540N, where their GS pins 
are driven by IR2110. For the control circuit, LT1357 is used 
to implement the error amplifier to generate vc. The logical 
control circuit comprises comparators LM319 and RS 
triggers CD4043. It is used to compare vc with vo to generate 
signals for the switch S. Moreover, the ramp compensation is 
introduced by the signal generator ATF20B. The parameters 
of the experimental prototype are chosen as the same with 
that in simulation: input voltage vg varies from 10V ~13V; 
the output voltage vo = 24V; the power is about 20W; the 
switching frequency fs = 50 kHz. 
To investigate the performance of the valley V2 controlled 
boost converter and to verify the theoretical analysis, the 
frequency characteristics, the stability and the transient 
performance are carried out. 
A  Verification of Frequency Characteristics 
An experiment on the control-to-output voltage transfer 
function is measured by the Frequency Response Analyzer 
PSM1700, and the simulation results obtained based on the 
average model (8) and the proposed model, are depicted in 
Fig. 12, using the same circuit parameters with that in Fig. 4: 
inductor L = 100 µH, the input voltage vg = 10V, output 
voltage vo = 24V, the duty ratio D = 7/12. 
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(a)                           (b) 
Fig. 12.  Control-to-output voltage transfer function based on experiment 
and small signal model with different parameters. (a) Rc = 0.1 Ω. (b) Rc = 
0.04 Ω. 
As it can be seen, (8) indicates a low-frequency model for 
the system, which is accurate to 1/10 switching frequency. 
Model (8) is essentially an average model if the 
sample-and-hold effects are not considered, which means that 
the average information of control variable is used to 
establish the model and the information of control instant is 
missed. The proposed model, considering the 
sample-and-hold effects of inductor current and output 
voltage, is accurate to 1/2 switching frequency, which can 
predict the subharmonic oscillation accurately. It can be seen 
that the proposed model accurately shows the high peak of 
the gain plot, predicting the character caused by the small 
ESR. There are the differences under high frequency ranges 
because the small signal model proposed in this paper is an 
improvement of the average small signal model, which is 
essentially derived based on the averaging concept. The high 
frequency dynamics in the power stage and the control part 
are ignored. The proposed model is still useful for the design 
of the valley V2 controlled boost converter and it is just a little 
more complicated than the average model. 
B  Stability 
Fig. 13 shows the steady state waveforms of the valley V2 
controlled boost converter under different Rc and different vg 
when Ms = 0. It is concluded in Fig. 12 that when D = 7/12 
(vg = 10 V), the converter is unstable with Rc = 0.04 Ω, while 
it is in stable state with Rc = 0.05 Ω. When D > 0.5, being 
close to 0.5 (vg = 11.5 V), relatively large ESR can make the 
converter stable. Moreover, when vg = 13 V (D < 0.5), the 
unstable phenomenon will always exist and the smaller ESR 
indicates more serious instability. Results obtained from Fig. 
13 agree well with points A ~ F in Figs. 8(a). 
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Fig. 13.  Steady state waveforms of the valley V2 controlled boost converter 
under different Rc and different vg. (a) Rc = 0.04 Ω, D = 7/12 (vg = 10 V). (b) 
Rc = 0.05 Ω, D = 7/12 (vg = 10 V). (c) Rc = 0.05 Ω, D = 25/48 (vg = 11.5 V). 
(d) Rc = 0.2 Ω, D = 25/48 (vg = 11.5 V). (e) Rc = 0.05 Ω, D = 11/24 (vg = 13 
V). (f) Rc = 0.2 Ω, D = 11/24 (vg = 13 V). 
Fig. 14 shows the steady state waveforms of the valley V2 
controlled boost converter under different D and different Ms, 
and fixing other parameters the same with that in Fig. 8(b). It 
is concluded in Fig. 14 that with the proper ramp 
compensation, the instability will be eliminated, which agrees 
well with the points G ~ J in Fig. 8 (b) as well as the points K 
and L in Fig. 8 (c). In Fig. 14 (a) and Fig. 14 (c), the 2-period 
attractor behavior appears and it is regarded as the 
subharmonic oscillation which should be avoided in the 
designing. The introduction of the ramp compensation can 
solve the instability caused by occasions with small ESR or D 
< 0.5. 
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(c)                           (d) 
Fig. 14.  Steady state waveforms of the valley V2 controlled boost converter 
under different Ms and D. (a) D = 0.4, Ms = 1000 V/s. (b) D = 0.4, Ms = 1200 
V/s. (c) D = 0.6, Ms = 300 V/s. (d) D = 0.6, Ms = 500 V/s. 
C  Transient Performance 
According to above analysis, the ESR and duty ratio D 
have effects on transient performance of the valley V2 
controlled boost converter which is further studied. Fig. 15 (a) 
~ Fig. 15 (c) show the load transient response under different 
Rc and D, when the output current steps from 1 A to 2 A. It 
can be seen that the recovery time with Rc = 0.1 Ω, vg = 10 V 
and Rc = 0.2 Ω, vg = 10 V are about 200 μs and 300 μs, while 
it will take 320 μs for the valley V2 controlled boost converter 
to recover with Rc = 0.1 Ω, vg = 5 V. As a result, with the 
smaller ESR or the larger vg (smaller D), the valley V2 
controlled boost converter is more likely to have a better load 
transient performance. Load transient response of the valley 
current-mode controlled boost converter is tested and the 
result is shown in Fig. 15(d) when Rc = 0.1 Ω, vg = 10 V. 
Observing from Fig. 15(a) and Fig. 15(d), the overshoot 
voltages of the valley V2 controlled and the valley 
current-mode controlled boost converter are 0.06 V and 0.4 V 
while their recovery time are 200 μs and 8.5 ms, respectively, 
which indicates a better load transient performance of the 
valley V2 controlled boost converter. 
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(c)                           (d) 
Fig. 15. Load transient response of the boost converter when the output 
current steps from 1A to 2A. (a) valley V2 control, Rc = 0.1 Ω, vg = 10 V. (b) 
valley V2 control, Rc = 0.2 Ω, vg = 10 V. (c) valley V2 control, Rc = 0.1 Ω, vg = 
5 V. (d) valley current-mode control, Rc = 0.1 Ω, vg = 10 V. 
  In order to investigate the effects of ramp compensation on 
the transient performance, experiments under different Ms are 
carried out, and fixing other parameters the same with that in 
Fig. 8(b), as shown in Fig. 16, when the output current steps 
from 1 A to 2 A. When Ms is introduced, the instability 
phenomenon is eliminated. However, with a large Ms, the 
transient response may be degraded to some extent, when 
comparing Fig. 16(a) with Fig. 16(b). 
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  (a)                           (b) 
Fig. 16. Load transient response of the valley V2 controlled boost converter 
under different Ms. (a) Ms = 500 V/s. (b) Ms = 2000 V/s. 
TABLE I summarizes some methods which are devoted to 
improve the transient performance of boost converter in 
recent years and concludes the results in this paper. In order 
to have a detailed comparison, the normalized values are 
introduced which make it possible to quantify the comparison 
for different methods. According to [14], the normalized 
values for recovery time and peak voltage drop can be 
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calculated by: 
tλ
2
t
LC

                 (24) 
v
ref
λ
v
V

                  (25) 
where Δt is the recovery time and Δv is the peak voltage 
drop. 
We can also use the normalized value to express the load 
current step. The relationship of current step and Z0 is 
considered. The filter characteristic impedance can be 
denoted as: 
0
L
Z
C
                 (26) 
The normalizing current can be gotten:  
ref
norm
0
V
i
Z
                (27) 
  Then, normalizing current step can be gotten as Δi/inorm, 
which calculated and added in TABLE I. 
It can be seen that the [4] and this work have larger 
normalized value of current step. This work has the smallest 
normalized values for recovery time and peak voltage drop, 
which means with relatively large current step, this work has 
good performance. Based on the normalized values, this work 
is proved to be attractive. 
 
TABLE I 
COMPARISON OF RECENT WORKS AND THIS WORK 
References [33] [4] [34] [35] This work 
Converter Boost Boost Boost 
Synchronous 
boost
Boost 
Controllers Solid-duty-control 
Constant off-time 
digital 
current-mode 
control
Fixed-frequency 
adaptive 
off-time control
Min-type 
control 
Valley V2 
control 
Switching frequency 1.4 MHz 500 kHz 1 MHz 150 kHz 50 kHz 
Load transient 
response; 
Current step 
(normalized values); 
(recovery switching 
cycles, normalized 
values) 
7 μs; 
@Δio = 200 mA 
(0.0167) 
(10 switching 
cycles, 0.163) 
64 μs; 
@Δio = 3 A (0.12)
(32 switching 
cycles, 0.510) 
84 μs; 
@Δio = 200 mA 
(0.004) 
(84 switching 
cycles, 1.57) 
5 ms; 
@Δio = 270 mA 
(0.0163) 
(750 switching 
cycles, 8.216) 
200 μs; 
@Δio = 1 A 
(0.0192) 
(10 switching 
cycles, 0.147) 
Output voltage drop 
(normalized values) 
0.07 V (0.0029) 0.6 V (0.12) 0.13 V (0.0062) 2 V (0.025) 
0.06 V 
(0.0025) 
Output voltage 12 V 5 V 21 V 80 V 24 V 
Output capacitor 6.8 μF 100 µF 20 µF 20 µF 470 µF 
Complexity of 
design 
Complex 
Relatively 
complex
Complex Complex Simple 
 
VI  CONCLUSIONS 
  In this paper, the small signal model of the valley V2 
controlled boost converter is firstly proposed by combing the 
average concept and the sampled-data modeling. Based on 
that, the characteristics of the valley V2 controlled boost 
converter is investigated, including the transient performance 
and the stability. Moreover, the PI compensator is adopted to 
the outer voltage loop of the valley V2 controlled boost 
converter. Simulation and experimental results have been 
presented to verify the theoretical analysis. 
It is demonstrated that for the valley V2 controlled boost 
converter, the small signal model can be accurate to half the 
switching frequency. It can also conclude that the inductor 
current information is contained in the control loop because 
of the discontinuous output voltage ripple. And its weight, 
which is equal to the product of ESR and D, will influence 
the transient performance. Moreover, the valley V2 controlled 
boost converter can achieve good transient performance with 
PI compensator, which is simple to be designed. The ramp 
compensation can provide stability margin for the valley V2 
controlled boost converter, but the transient performance will 
be degraded with a large ramp compensation.  
The small signal modeling method and analysis can be 
extended to other boost-type converter, like buck-boost 
converter because of the similar output voltage ripple which 
is discontinuous, offering a modeling way for this type of 
converters. The valley V2 control is found to be an attractive 
solution to improve the transient performance of 
non-minimum phase converters. 
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